The quantitative feedback theory is adopted as a robust control scheme for the distributionstatic-compensator (DSTATCOM) in order to deactivate the effects of variations in its harmonic filter parameters on the fault ride through the capability of wind turbines (WTs). These variations may be due to factors like component aging and thermal drift. The DSTATCOM is applied in parallel with the wind generation (WG) together with a bridge-type-fault-current-limiter in series, to improve FRT capability of the WT. This proposed robust control strategy of the DSTATCOM is applied to a microgrid, including WG. The performance of this proposed scheme is simulated in PSCAD/EMTDC environment and the results indicate its efficiency.
I. INTRODUCTION
When a fault occurs in the transmission system, the circuit breakers disconnect the affected distributed generation units in the system. When the capacity of the generation units affected by the fault, exceeds the maximum permissible system generation loss, the generation units' disconnection from the grid will cause more severe disturbances. Therefore, the grid codes prescribe that these units should have the fault ride through (FRT) capability in order to stay connected to the system and provide the required active and reactive power [1] . Short circuits, sudden load changes, lightning and some other unpredicted interruptions cause voltage sag in the network which is one of the most important power quality problems [2] . The voltage sag in the grid usually increases the generator current [3] , moreover, its rotor will accelerate, due to the unbalance between the mechanical input power and the electrical output power which eventually leads to system instability.
Some valuable studies in this field on FRT enhancement are categorized as follows:
Crowbar is a common FRT solution for doubly-fed induction generator (DFIG)-based wind generation (WG) [4] , [5] . In this scheme, regarding rotor over-current, the crowbar circuit bypasses the rotor current and protects the rotor side converter (RSC), while, it makes the DFIG operate as a squirrel cage induction generator (SCIG) and causes the absorption of reactive power from the grid whenever reactive power support is required. In another scheme, instead of dissipating the excess energy in the crowbar circuit resistors, it would be stored in an inductor and then be utilized at the moment of fault clearance [6] . The inductor is a part of a system connected between the rotor circuit and the DC link capacitor.
B. USING ADDITIONAL HARDWARE IN GENERATOR STRUCTURE
There exist FRT solutions for a DFIG which use additional hardware, like inserting a resistance in series with the rotor [7] or the stator [8] , or applying a series line side converter (LSC) topology [9] .
C. APPLYING APPROPRIATE CONTROL SCHEMES TO ROTOR SIDE CONVERTER
Some approaches do limit the rotor currents by applying appropriate control schemes to the RSC and, thus, avoiding additional hardware. Among them: applying feed-forward of the stator voltage [10] , using a vector-based hysteresis current controller [11] or measuring the stator currents and using them as references for the rotor current controllers [12] are the outstanding ones.
D. DEALING WITH ASYMMETRY
Unsymmetrical grid voltage conditions are considered in the relevant literature, like the problems caused by grid asymmetric faults for direct driven wind turbine (WT) with permanentmagnet synchronous generator (DD-PMSG) and a strategy to eliminate their influence on the DC-link voltage which is applied by delaying the single-phase voltage to construct balanced three-phase voltages, presented in [13] .
E. APPLYING AN EXTERNAL PARALLEL COMPENSATING DEVICE
By applying this approach for compensating the voltage sag and improving the WTs' FRT capability, all protection methods in the generation system will be eliminated. For this purpose, both the parallel-and series-types of compensations are proposed. Static synchronous compensator (STATCOM) [14] , static VAR compensator (SVC) [15] and thyristor switched capacitor (TSC) [16] are the main parallel compensators. In [14] , the STATCOM utilizes its overloading capability in order to compensate negative sequence components of the grid voltage for improving FRT capability of the self-excited induction generator-based wind farms when the asymmetrical faults occur in the network. The performance of STATCOM and the SVC in low voltage ride through (LVRT) enhancement of the wind farms, through squirrel cage induction generators, is compared in [15] . It is concluded that, STATCOM outperforms SVC in transient stability improvement. A compensating scheme consisting of a series reactor together with a TSC, paralleled to the WT for power balancing, voltage recovery and reactive power support is introduced in [16] . The reactor suppresses the voltage drop during the fault and the TSC capacitors supply the required reactive power. For power balancing, the active power is consumed in the resistive elements parallel to the TSC capacitors.
F. APPLYING AN EXTERNAL SERIES COMPENSATING DEVICE
The series dynamic braking resistor (SDBR) [17] , dynamic voltage restorer (DVR) [19] , [20] , magnetic energy recovery switch (MERS) [21] , solid-state fault current limiter (SSFCL) [22] , BFCL [24] - [26] , and superconducting fault current limiter [27] , [28] are among the outstanding main series compensators. In [17] , two different mechanical and electrical FRT techniques for fixed-speed wind generation (FSWG) systems are proposed. The electrical technique maintains the terminal voltage in a reasonable range by connecting a series resistance to the FSWGs' terminals during fault (FSWG is introduced and applied in [18] ). In the mechanical technique, the gear ratio of WG systems is changed. It is concluded that the electrical controller restores the stability in a rapid manner and if applied in combination with the mechanical controller simultaneously, it would yield better performance [17] . A DVR is applied in [19] to improve FRT of FSWGs by injecting an appropriate voltage in series with the line so that the voltage at the generator terminals is protected in its reference value and the generator's required active and reactive powers are delivered or consumed. As a result, the WG can remain connected during a voltage disturbance. Most of the faults occurring in power systems are unbalanced. Compensation of the unbalanced voltage sag for FRT improvement of the FSWGs by applying DVR is presented in [20] . Application of the MERS system is proposed in [21] . The compensator capacitive operating range is the same as DVR's, but its configuration is simpler and the cost of the over-current protection implementation is lower than that of the DVR. Its configuration consists of 4 switches and a small DC capacitor, and is similar to a single-phase fullbridge converter. Each phase consists of one separate MERS in a three-phase configuration. An inductive-resistive-type Solid-State Fault Current Limiter (SSFCL-LR) is proposed in [22] . An L-type SSFCL is often applied in suppressing the voltage drop during faults, and R-type SSFCL is often applied in consuming the electrical power of generators during faults, where the later is to enhance the transient stability [23] . The features of LR-type SSFCL consist of the advantages of the inductive and resistive SSFCLs for transient stability improvement of power networks including DFIGbased WGs. The BFCLs are proposed for FRT improvement of the SCIG and the DFIG based WGs by [24] , [25] , and [26] , respectively. The BFCL applies a DC reactor to suppress the instantaneous voltage drop by limiting the rapid increase in the fault current (which is the main advantage of the BFCLs), moreover, it has a discharging resistor for increasing the generator terminal voltage, hence, improving the transient stability. In [27] , the two voltage booster schemes of DVR and resistive type high temperature superconducting FCL (HTS-FCL), are compared. The smaller size, self-triggering, lower cost, less complexity and no need to an external storage element are some vital features of the HTS-FCL. Its resistance increases during the fault occurrence in order to consume active power and stabilize the system. However, the DVR can be applied for additional purposes like sub-synchronous resonance mitigation and power system oscillations damping.
In the parallel schemes proposed for the FRT enhancement where DSTATCOM is not applied, there is no accurate control on the system voltage. These schemes are capable to bring the voltage near the nominal level. Regarding DSTATCOM, if applied alone for the purpose of keeping the PCC voltage in its nominal value (especially in deep voltage sags) requires a large DSTATCOM rating. Series FRT schemes which do not apply DVR, can only limit the fault current to keep the generator terminal voltage near the nominal level, that is, they do not have much accuracy in voltage compensation. Although the DVR has high compensation accuracy, applying DVR only for FRT enhancement is uneconomical, since, the DVR cannot be connected to the network on a permanent basis. Other drawbacks of DVR consist of: a complex configuration, VOLUME 5, 2017 additional protection arrangements in handling over-currents, and high overall costs.
In this article, a combination of the DSTATCOM and the BFCL is applied to enhance power quality and FRT of SCIG-based WG systems. A significant portion of the WG is based on FSWGs where induction generators with no power electronics equipment are applied. Their advantages are their simple structure, low cost, and high reliability, while, they do not have reactive power adjustment capability during grid faults. Here, additional electronic equipment should be used in controlling the active and reactive power in order to meet the grid codes [15] - [21] , [24] , [25] . Combining these devices is effective with economical manner. It is effective because the DSTATCOM can produce and inject the required currents needed to assist BFCL to compensate the generator terminal voltage in deep voltage sag occurrences and in economic sense it is better than DVR scheme. This economic advantage is due to the fact that the DSTATCOM is permanently connected to the network and can assist power quality improvement of the WG in harmonic and flicker mitigation, power factor compensation, output power smoothing, etc in the absence of faults in the network.
The robustness of the control algorithm against uncertainties of the system has an essential contribution in controller design process. In [29] , a robust fuzzy-SA-IWD-PID controller is introduced for the DSTATCOM, where, combination of fuzzy, simulated annealing (SA) and intelligent water drops (IWD) algorithms, are applied, instead of the trial-and-error method in optimizing the PID controller parameters. The results indicate that, the settling and rising times, the maximum overshoot and the steady-state error of the voltage step response of the DSTATCOM can be decreased, while, the design procedure is complicated and not easy to implement. The zero-set concept is adopted in [30] to obtain the complete set of the STATCOM state feedback gains which cannot be obtained by the means of the optimizationbased techniques, thus, an improvement in robust design of a state feedback controller for a STATCOM is achieved. In [31] , a robust control scheme is proposed for the STATCOM through the Riccati equations, in order to improve the LVRT capability of the FSWGs, while the design procedure is complicated and time consuming. In [32] , the fuzzy sliding-mode control algorithm is applied in controlling the STATCOM equipment under various faulted operating conditions, while the robustness against equipment parameters variations is not clearly assessed.
In the above-mentioned works, the DSTATCOM controllers are designed for the fixed-values of filter parameters. It is obvious that component aging, thermal drift and saturation effects inevitably can cause variations in the system parameters; therefore, it is necessary to design a controller with an acceptable robustness with respect to the system parameters variations.
The QFT is widely applied in many control applications [33] as a robust method which is relatively easy in design; hence, for providing a robust controller for DSTATCOM and as the novelty of this article, QFT method is applied on a BESS supported DSTATCOM for the FRT enhancement of the FSWGs such that the DSTATCOM harmonic filter parameter variations in a range of ±30% do not affect its FRT performance. Attempt is made in this study to apply a continuous-time uncertain transfer function model which has parametric uncertainties of the harmonic filter parameters. In [34] , some advantages of the QFT scheme is briefed as: a robust design can be achieved with no sensitivity to structured plant parameters variations; one robust design can exist for the full operating envelope; design limitations are obvious during the design process; the achievable performance specifications can be found in the early design stage; if changes in the specifications are needed, a redesign can be made easily through QFT CAD package; the structure of the controller is determined straightforward; the development of the envelope design requires a shorter time; and, optimizing the controller parameters is simpler than that of the PI controllers.
The proposed system configuration is described in Section II. The proposed control algorithm for the FRT enhancement is introduced and discussed in Section III. The proposed scheme is evaluated through simulations in Section IV. Conclusions are given in section V. The relevant appendixes and the list of abbreviations are presented at the end of the article.
II. SYSTEM CONFIGURATION
The configuration of the overall system, including the SCIG-based WT, a DSTATCOM that is connected in parallel with the WT and a BFCL connected in series between the WT bus and the grid bus are illustrated in Fig. 1 . 
A. THE DSTATCOM STRUCTURE
As observed in Fig. 1 , the DSTATCOM consists of an injection transformer, a voltage source converter (VSC), an inverter output filter, and an energy storage device connected in parallel with a DC-link capacitor. A battery is used as the energy storage device [35] - [37] . A VSC, which contains 12 switches of three full H-bridge converters, is used to compensate each phase, individually. In fact, the VSC performs as three single-phase converters in a sense that it can cope with zero-sequence current under unbalanced conditions. The VSC generates some high-frequency harmonics due to switching functions. To eliminate these harmonics, a filter is designed for high-power VSCs with the minimum switching frequency of 10 kHz. In this article, an LCL filter is used for this purpose.
1) HARMONIC FILTER DESIGN (THE LCL FILTER)
The DSTATCOM injects harmonics to the grid; hence, the design of an appropriate filter to effectively attenuate such high-frequency switching harmonics, is essential [38] . Most of the existing DSTATCOMs' structures use a simple firstorder L filter; however, the L filter is bulky and inefficient, and does not meet the specified requirements for the switching ranges of mid-to high-power inverter applications [38] . In this article, the designed filter is of the LCL filter pattern, in order to meet the grid interconnection standards at a significantly smaller size and cost [39] - [41] .
The per-phase equivalent circuit of an LCL filter is shown in Fig. 1 . According to Fig. 1 , the inverter output voltage and current are represented by u i and i i , and the grid voltage and current are represented by u g and i g , respectively. The switching frequency is f sw . The grid is assumed to be stiff enough such that it can be considered as an almost ideal voltage source. The transfer function of the LCL filter is yielded as follows:
where, L 1 , L 2 and C are the LCL filter inductances and capacitance, respectively. Equation (2) determines the minimum value of L which is equal to (L 1 + L 2 ) for which the IEEE 519-1992 standard requirements are met for current ripple at the switching frequency [42] . The size of L depends on the resonance frequency ω r ,
By applying L and ω r , the value of C is determined as follows:
where, ω r is a constant, while, the values of L and C can be adjusted. The design decision in selecting the resonance frequency depends on the bandwidth of the closed-loop system. Since this bandwidth is decided by the filter elements and the control algorithm, an initial estimate of the maximum possible system bandwidth is required in advance. This bandwidth is assumed to be one-tenth of the switching frequency of the VSC [42] . If the value of the computed L from (2) is very small and/or C is greater than 1 pu, (3) is applied to scale L up and C down. The closed-loop system will be unstable if some voltage/current harmonics coincide around the resonance frequency. To overcome this drawback, a damping resistance is located in parallel with the LCL filter capacitor [42] . The ratio of i g to u i is decreased whenever the switching frequency increases, Fig. 2 . Since the filter is designed for high-power VSCs with the minimum switching frequency of 10 kHz, in Fig. 2 it is observed that this ratio is equal to zero in this design. The parameters of this designed LCL filter are tabulated in Table 1 of Appendix A.
FIGURE 2.
Variation of (i g /u i ) with respect to f sw for the designed filter parameters. 
B. THE BFCL CONFIGURATION
This configuration is shown in Fig. 3 . It consists of a shunt resistor path and a bridge path. The IGBT switch has a freewheeling diode in its structure, not shown here. The resistor R dc with a small value represents the inherited resistance of the inductor. As observed in Fig. 1 , the BFCL is connected in series with the transmission line. When the system is operating in its normal condition, the IGBT allows the current flow through the L dc branch. Because of the bridge structure, this current is a direct current. The reactor shows a very insignificant impedance, while, the shunt path has high impedance (R sh ), hence, almost all the current flows through the bridge at normal operation. Whenever a fault occurs, and the line current begins to rise, the reactor limits the line currents' increasing rate, thus, preventing sudden drop of SCIG terminal voltage and improving the transient operation. When the inductor current becomes more than the permissible current, the IGBT is turned off and the R sh path limits the fault current consuming the excess SCIG energy to assist transient stability. The current in the reactor can be discharged through the free-wheeling diode of the DC reactor and the IGBT switch. After the fault clearance and voltage recovery, the IGBT is turned off by V ge and the system continues its normal operation.
III. THE PROPOSED CONTROL ALGORITHM A. THE CLOSED-LOOP CONTROL BY APPLYING QFT CONTROLLER
The QFT applies a feedback such that the appropriate system performance can be achieved despite the plant uncertainties [43] . The QFT design procedure, involves three basic steps: The QFT bounds are computed, the compensator G and pre-filter F are designed and the design is analysed. In the first step, the appropriate specifications of the openloop function are converted into magnitude and phase constraints which are applied in nominal open-loop function. The QFT bounds are computed based on these constraints. After that, in the loop shaping stage, a nominal open-loop function is yielded that satisfies the constraints and achieves the nominal loop stability. In order to guarantee that the requirements of the design are met at the defined frequency range, the design analysis should be run. The block diagram of the control system and this proposed QFT flowchart is shown in parts (a) and (b) of Fig. 4 , respectively, where in part (a), the R(s), F(s), G(s), P(s), Y(s) are the DSTATCOM reference signals, pre-filter, controller, plant model, and output signal Laplace transforms, respectively.
The first primary control objective in QFT design is the stability with reasonable margins of:
where, P and G are the DSTATCOM plant model and the QFT controller to be designed, respectively. The second control objective is the robust tracking provided that,
where, a(jω) and b(jω) are the unit step response output margins. The stability margins are the closed-loop system specifications with constant gain, drawn in Nichols chart. Obviously, the system response overshoot should be restricted on a specific value, which is set to 1.2 here, as proposed by Horowitz [43] . The DSTATCOM plant model is the LCL filter transfer function given in (1), rewritten in (6), which is the ratio of the DSTATCOM current injected to the grid and the DSTATCOM inverter output voltage (Fig. 2) .
A continuous-time uncertain transfer function model can have a structure mode of parametric, non-parametric or a combination of both. As mentioned earlier, attempt is made in this study to apply a continuous-time uncertain transfer function model which has parametric uncertainties. Its type of uncertainty implies the knowledge of transfer function parameters variations. In this particular design where the nominal values are L1 = 20 mH, L2=1mH, C=25µF, it is assumed that the filter parameters variations are within 14 to 26 mH for L1 value range, 0.7 to 1.3 mH for L2 value range and 17.5 to 32.5 µF for C value range; indicating a ±30% parameter variation. These values are tabulated in 1, Appendix A. In order to design a QFT controller, the plant dynamics should be defined in terms of its frequency response, since the QFT works with frequency-domain arithmetic. Consequently, the term ''template'' is used, defined as a set of an uncertain plant's frequency responses at a given frequency. The performance bandwidth and the templates shape determine this frequency range. The margin bounds up to the frequency where the shape of the plant template becomes relatively invariant with respect to frequency are calculated.
For DSTATCOM model in this study, with ω at approximately 2000 rad/s, the template shape becomes almost fixed. The plant templates at some frequencies are shown in Fig. 5(a) .
To find the output margin (i.e., b(s) in (5)) a conventional second-order system is considered with the overshoot and settling time values of 20% and 0.002 seconds, respectively, as an acceptable high margin step response output. In order to yield the transfer function of a(s), the main factor is the settling time. So a first-order transfer function with time constant (τ ) equal to 0.005 seconds is determined as an acceptable low margin step response output.
For the system to have appropriate characteristics in high frequencies the distance between the upper and lower limit bode diagrams should be increased, Fig. 5(c) . This increase in distance can be achieved by adding one zero-distanced from the imaginary axis-to b(s) and adding two poles-distanced from the imaginary axis-to a(s), simultaneously. Addition of the latter poles will increase the lower bode diagram slope in high frequencies. Through this procedure, the margins' transfer functions will be yielded, by trial and error, as follows: 
According to the desired performance specifications, the disturbance rejection bounds are computed through the QFT method, followed by obtaining the stability bounds (U-counters) leading to the design of a nominal loop function (named loop shaping) meeting its bounds. The nominal loop transfer function is the product of the nominal plant (P) and the controller transfer functions (G -that should be designed).
For the nominal open-loop to satisfy all bounds, the loop transmission related to each frequency should be placed either on or over the respective frequency bounds. This task is carried out by choosing the controller zeros and poles properly, through the QFT toolbox of MATLAB software. Before the loop shaping process, all bounds should be shown in one Nichols chart and their intersection should be chosen for the loop shaping process. The loop shaping procedure, which results in the controller transfer function of (8) , is shown in Fig. 6(a) .
When designing a controller for robust tracking performance, in order to ensure that the closed-loop response is between the predefined bounds shown in Fig. 5(c) , a pre-filter should be designed. Setting value 1-by trial and error-for pre-filter assures this condition, Fig. 6(b) , which is obtained through QFT toolbox of MATLAB software. It is important to notice that the speed at which a QFT design can be performed is heavily influenced by the experience of the user. Nevertheless, the MATLAB toolbox for QFT reduces the required skill and experience for loop shaping in QFT.
B. THE DSTATCOM CONTROL STRATEGY
The block diagram of this proposed control strategy for the DSTATCOM is shown in Fig. 7(a) and (b) . In this block diagram, P windref is the reference WG active power signal that should be injected through WT system into the network. The P wind is the measured WG active power. The V WT is the measured WG terminal phase voltage and V WTref is its reference value. The error signals of active power and terminal voltage are sent to the QFT controllers and signals i dinj and i qinj are yielded to compensate for the power and the voltage disturbances, respectively. The dq0/abc transformation block is applied to yield the three-phase current signals that should be injected by the DSTATCOM. To balance the load voltage, the negative-sequence of the WG terminal phase voltages must be extracted, next, subtracted from its reference value (zero) and then applied to the QFT control block, Fig. 7(a) . The output signal resulting from this process is added to the command signal for active power and voltage control and the final reference signal i DSTATCOMref is yielded, Fig. 7(a) .
To determine the command signals for the DSTATCOM inverter, the reference signal i DSTATCOMref and the measured DSTATCOM current i DSTATCOM are applied to Hysteresis Current Control (HCC)-block [44] , where they are compared with each other. Finally, the gate signals are produced by the HCC block and sent to the DSTATCOM VSC, Fig. 1 .
C. THE BFCL CONTROL STRATEGY
The block diagram of this strategy is shown in Fig. 7(c) . Whenever a fault occurs in the network, the current flowing through the line, and subsequently through the bridge reactor, becomes higher than the threshold value. The PCC voltage will drop below the reference value. In this situation, the IGBT switch is turned off and the line current is forced to pass through the shunt path. When the fault is cleared and the WT bus voltage reaches to 90% of the nominal value, the IGBT switch is closed and again the line current flows through the DC reactor
IV. SIMULATION RESULTS

A. TEST SYSTEM
The IEEE standard 13-bus industrial system, Fig. 8 , is applied as the test system. The test system is implemented in PSCAD/EMTDC software and some output data are fed and drawn in MATLAB software for better comparison. The control method of Fig. 8 is applied to control the DSTATCOM. The DSTATCOM is a 12-pulse inverter, the phases of which are controlled separately. Thus, the DSTATCOM acts as three single-phase converters, so that it can inject zero-sequence current. The BFCL is connected in series between the DSTATCOM and bus 05: FDR F. The plant is fed from a utility supply at 69 kV and the local plant distribution system operates at 13.8 kV. The local (in-plant) generator is represented as a simple Thévenin equivalent circuit with the internal voltage of 13.8 − 1.52 • kV, determined from the converged power flow solution. The equivalent impedance is the sub-transient impedance, equal to 0.0366 + j1.3651 . The plant power factor correction capacitors are rated at 6000 kVAr. The leakage and series resistance of the bank are neglected in this study. The detailed description of the system is found in [45] . A WG together with a DSTATCOM is implemented in the system. The DSTATCOM controls the active power flow from WT bus to bus ''05: FDR F'' of the grid and includes a 1 MW/2 MWh Lithium-Ion BESS. An SCIG is applied in WT. This WG is modelled with blocks of an induction generator and a WT available in the PSCAD library with the parameters tabulated in Table 2 , Appendix B.
B. THE PROPOSED FRT SCHEME PERFORMANCE EVALUATION
For evaluating this proposed scheme, two types of the balanced (three phase) and unbalanced (single-phase-to-ground) faults are applied at bus ''G FDR: 26''. For each type, eight conditions of control are simulated and compared with one another in Figs. (9) and (10), ranked as: ''No compensation'', ''BFCL compensation'', ''BFCL-DSTATCOM-PI-nominal'' (meaning that DSTATCOM filter parameters are at the nominal values), ''BFCL-DSTATCOM-PI-30%high'' (indicating that the DSTATCOM filter parameters are increased by 30%), ''BFCL-DSTATCOM-PI-30%low'' (where the DSTATCOM filter parameters are decreased by 30%), and the remaining three cases are just like the three latter ones where the PI controller is replaced with the QFT controller. Each fault type is applied at t = 4 sec with the fault resistance of 0.7 ohm for duration of 2 seconds.
The PI parameters for voltage control loop are k p = 15 and k I = 0.1. Also for active power control loop, they are k p = k I = 0.1. These optimal parameters are derived by the support of MATLAB PID tuner with Ziegler-Nichols algorithm. 
1) THREE-PHASE BALANCED FAULT
A three-phase symmetrical fault is applied to the system at bus ''G FDR: 26''. For better comparison, the three phase rms voltages, resulting from different types of compensation are VOLUME 5, 2017 shown in Fig. 9(a) . As observed in Fig. 9(a) , the three phase rms voltages fall to about 0.8 pu during the fault. Applying BFCL restores the rms voltage to about 0.9 pu. It is obvious from the figure that although applying DSTATCOM with PI controller improves the voltage restoration performance, filter parameters variations affect its performance. In the QFT method, the voltage can be restored to 0.95 pu, regardless of the filter parameters variations, Fig. 9(a) .
The variations of the turbine speed and the generator active and reactive power generation are shown in Fig. 9(b)-(d) . If the fault occurs, the generator speed will rise to about 1.35 pu, Fig. 9 (b-the blue line), when no compensation scheme is adopted. Considering the LVRT requirements in China [46] (Fig. 9(a) ), when the sag depth is about 0.2 pu, the turbine should not be disconnected from the grid for at least 1.7 seconds after fault occurrence. However, as shown in Fig. 5(b) , the speed of the turbine exceeds 1.1 pu soon after the fault occurrence and consequently, according to the WT standards, the WT will be in out-of-step condition and will be disconnected from grid in this case. The respective (red-circle) curve in Fig. 9(b) shows that in this case the BFCL is not able to perform the FRT acceptably and the WT speed increases to more than 1.14 pu. The WT cannot remain connected to the grid in this speed and will be in out-of-step condition. Comparing with respective curves for DSTATCOM-BFCL compensation scheme, it is observed that applying these two equipment together, will enhance the reliability of the compensation, where, the generator terminal voltage is restored to about 0.95 pu (Fig. 9(a) ), the generator speed is reduced to an acceptable range in order to remain connected to the grid and the variations of active and reactive power generations are minimized. According to the curves in Fig. 9(a)-(d) , if PI controller is applied, whenever the DSTATCOM filter parameters vary, the compensation quality will decrease. QFT controller, however, is not affected by these parameters variations, as the curves in Fig. 9(a)-(d) show. These figures are drawn in MATLAB software for better comparison.
2) SINGLE-PHASE-TO-GROUND UNBALANCED FAULT
A single-phase-to-ground fault is applied to the system at bus ''G FDR: 26''. If the fault occurs, the generator speed will rise to about 1.17 pu (Fig. 10(a) , the blue line) when no compensation scheme is adopted. Consequently, the WT will be in outof-step condition and will be disconnected from the grid in this case. According to the curves of Fig. 10(a) -(c) for turbine speed, active and reactive power generation, it is observed that applying BFCL-DSTATCOM, will enhance the reliability of the compensation. If the PI controller is applied, whenever the DSTATCOM filter parameters vary, the compensation quality will decrease. The QFT controller, however, is not affected by these parameters variations, Fig. 10(a)-(c) . These figures are drawn in MATLAB software for better comparison.
V. CONCLUSION
In this article, the DSTATCOM and the BFCL are applied simultaneously for the FRT capability enhancement of WTs. As aging and thermal drift can affect the DSTATCOM harmonic filter parameters, which results in performance efficiency reduction, the QFT approach is adopted in this study, as a robust control scheme, in order to deactivate the effects of filter parameters variations on the FRT capability of WTs. This proposed robust control strategy is applied to a standard IEEE benchmark system including WG and the performance of this proposed scheme is compared with some of its counterparts and its simulation in the PSCAD/EMTDC environment has yielded appropriate results. The results demonstrate how the judicious use of a STATCOM optimized and having characteristics described in the paper, in conjunction with a Bridge Fault Current Limiter, can provide a reasonable longterm level of LVRT capability for a wind facility using fixed speed induction generator turbines.
APPENDIXES
Appendix A: Harmonic filter parameters
The values of the designed harmonic filter parameters are shown in Table 1 . Appendix B: Wind turbine-generator parameters Parameters of the variable-speed WT with induction generator which are considered in the PSCAD software are shown in Table 2 . 
